Castellanos’ paper, QFN Void Reduction Through Profile, Stencil, and Paste Considerations, details the results of a thorough analysis and experimental plan to minimize voiding in QFN assembly, including process and materials parameters.
InnovationsFORUM is an event for electronics manufacturers to learn the most advanced technologies, materials, and processes. Register for free using the code IFM17_INDIUM at www.innovationsforummx.com.
Castellanos supports Indium Corporation’s electronics assembly, semiconductor fabrication and packaging, and thermal management markets. He is based in Guadalajara, Jalisco, Mexico, and has more than 15 years of experience in electronics assembly manufacturing, including SMT production troubleshooting. Castellanos has a diploma in Electronics and Communications Engineering and is an SMTA Certified SMT Process Engineer (CSMTPE). He has also earned his Six Sigma Green Belt from Dartmouth College's Thayer School of Engineering and has worked for several major manufacturing companies, including Jabil Circuits in Guadalajara, Jalisco, Mexico.
Indium Corporation is a premier materials manufacturer and supplier to the global electronics, semiconductor, thin-film, and thermal management markets. Products include solders and fluxes; brazes; thermal interface materials; sputtering targets; indium, gallium, germanium, and tin metals and inorganic compounds; and NanoFoil®. Founded in 1934, Indium has global technical support and factories located in China, Malaysia, Singapore, South Korea, the United Kingdom, and the USA.
For more information about Indium Corporation, visit www.indium.com or email email@example.com. You can also follow our experts, From One Engineer To Another® (#FOETA), at www.facebook.com/indium or @IndiumCorp.